BLF6G20-75

Power LDMOS transistor

Rev. 01 — 6 March 2008

Preliminary data sheet

1. Product profile

1.1 General description

 $75~\mathrm{W}$ LDMOS power transistor for base station applications at frequencies from 1800 MHz to 2000 MHz.

Table 1. Typical performance

RF performance at T_{case} = 25 °C in a common source class-AB production test circuit.

Mode of operation	f	V_{DS}	P _{L(AV)}	Gp	η _D	ACPR _{400k}	ACPR _{600k}	EVM _{rms}
	(MHz)	(V)	(W)	(dB)	(%)	(dBc)	(dBc)	(%)
CW	1930 to 1990	28	63	19	52	-	-	-
GSM EDGE	1930 to 1990	28	29.5	19	37.5	-61.5	-73	1.7

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

1.2 Features

- Typical GSM EDGE performance at frequencies of 1930 MHz and 1990 MHz, a supply voltage of 28 V and an I_{Dq} of 550 mA:
 - ◆ Average output power = 29.5 W
 - ◆ Gain = 19 dB
 - ◆ Efficiency = 37.5 %
 - ◆ ACPR_{400k} = −61.5 dBc
 - ◆ ACPR_{600k} = -73 dBc
 - ◆ EVM_{rms} = 1.7 %
- Easy power control
- Integrated ESD protection
- Excellent ruggedness
- High efficiency
- Excellent thermal stability
- Designed for broadband operation (1800 MHz to 2000 MHz)
- Internally matched for ease of use
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)



1.3 Applications

■ RF power amplifiers for GSM, GSM EDGE, W-CDMA and CDMA base stations and multi carrier applications in the 1800 MHz to 2000 MHz frequency range

2. Pinning information

Table 2. Pinning

Pin	Description	Simplified outline Symbol
1	drain	
2	gate	
3	source	[1] 2 2 3 3 sym112

^[1] Connected to flange.

3. Ordering information

Table 3. Ordering information

Type number	Package	ckage			
	Name	Description	Version		
BLF6G20-75	-	flanged LDMOST ceramic package; 2 mounting holes; 2 leads	SOT502A		

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage		-	65	V
V_{GS}	gate-source voltage		-0.5	+13	V
I_D	drain current		-	18	Α
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature		-	225	°C

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
$R_{\text{th(j-case)}}$	thermal resistance from junction to case	T_{case} = 80 °C; P_L = 29.5 W (CW)	0.9	K/W

Power LDMOS transistor

6. Characteristics

Table 6. Characteristics

 $T_i = 25 \,^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.5 \text{ mA}$	65	-	-	V
V _{GS(th)}	gate-source threshold voltage	$V_{DS} = 10 \text{ V}; I_D = 100 \text{ mA}$	1.4	2	2.4	V
V_{GSq}	gate-source quiescent voltage	$V_{DS} = 28 \text{ V}; I_{D} = 600 \text{ mA}$	1.6	2.1	2.6	V
I _{DSS}	drain leakage current	$V_{GS} = 0 \text{ V}; V_{DS} = 28 \text{ V}$	-	-	3	μΑ
I _{DSX}	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $V_{DS} = 10 \text{ V}$	14.9	18.5	-	Α
I_{GSS}	gate leakage current	$V_{GS} = 11 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	300	nA
g _{fs}	forward transconductance	$V_{DS} = 10 \text{ V}; I_{D} = 5 \text{ A}$	-	7	-	S
R _{DS(on)}	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $I_D = 3.5 \text{ A}$	-	0.15	0.235	Ω
C _{rs}	feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 28 \text{ V};$ f = 1 MHz	-	1.6	-	pF

7. Application information

Table 7. Application information


Mode of operation: GSM EDGE; f = 1930 MHz and 1990 MHz; RF performance at V_{DS} = 28 V; I_{Dq} = 550 mA; T_{case} = 25 °C; unless otherwise specified; in a class-AB production test circuit.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$P_{L(AV)}$	average output power		-	29.5	-	W
G_p	power gain	$P_{L(AV)} = 29.5 \text{ W}$	17.5	19	-	dB
IRL	input return loss	$P_{L(AV)} = 29.5 \text{ W}$	-	-10	-6.5	dB
η_{D}	drain efficiency	$P_{L(AV)} = 29.5 \text{ W}$	34.5	37.5	-	%
$ACPR_{400k}$	adjacent channel power ratio (400 kHz)	$P_{L(AV)} = 29.5 \text{ W}$	-	-61.5	-59.5	dBc
$ACPR_{600k}$	adjacent channel power ratio (600 kHz)	$P_{L(AV)} = 29.5 \text{ W}$	-	-73	-69.5	dBc
EVM_{rms}	RMS EDGE signal distortion error	$P_{L(AV)} = 29.5 \text{ W}$	-	1.7	2.7	%
EVM_M	peak EDGE signal distortion error	$P_{L(AV)} = 29.5 \text{ W}$	-	4.8	9	%

7.1 Ruggedness in class-AB operation

The BLF6G20-75 is capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions: V_{DS} = 28 V; I_{Dq} = 550 mA; P_{L} = 75 W (CW); f = 1990 MHz.


7.2 One-tone CW



 $V_{DS} = 28 \text{ V}; I_{Dq} = 550 \text{ mA}; f = 1990 \text{ MHz}.$


Fig 1. One-tone CW power gain and drain efficiency as functions of load power; typical values

7.3 Two-tone CW




 V_{DS} = 28 V; I_{Dq} = 550 mA; f_1 = 1989.95 MHz; f_2 = 1990.05 MHz.

Fig 2. Two-tone CW power gain and drain efficiency as functions of peak envelope load power; typical values



 V_{DS} = 28 V; I_{Dq} = 550 mA; f_1 = 1989.95 MHz; f_2 = 1900.05 MHz.

Fig 3. Two-tone CW intermodulation distortion as function of peak envelope load power; typical values



 $V_{DS} = 28 \text{ V}$; $f_1 = 1989.95 \text{ MHz}$; $f_2 = 1900.05 \text{ MHz}$.

- (1) 450 MHz
- (2) 500 MHz
- (3) 550 MHz
- (4) 600 MHz
- (5) 650 MHz

Fig 4. Third order intermodulation distortion as a function of peak envelope load power; typical values

7.4 GSM-EDGE





Fig 5. GSM-EDGE power gain and drain efficiency as functions of average load power; typical values




 V_{DS} = 28 V; I_{Dq} = 550 mA; f = 1990 MHz; T_{case} = 25 °C.


Fig 6. GSM-EDGE ACPR at 400 kHz and at 600 kHz as functions of average load power; typical values


BLF6G20-75_1 © NXP B.V. 2008. All rights reserved.

 $T_{case} = 25 \, ^{\circ}C.$



8. Test information





The striplines are on a double copper-clad Taconic RF35 Printed-Circuit Board (PCB) with ϵ_{r} = 3.5 and thickness = 0.76 mm.

See Table 8 for list of components.

Fig 10. Component layout for 1990 MHz test circuit

Table 8. List of components (see Figure 9 and Figure 10)


Component	Description	Value	Remarks
C1	multilayer ceramic chip capacitor	1 pF	[1]
C2, C11	gigahertz trimmer	0.6 pF to 4.5 pF	Temex AT SM270 or equivalent
C3, C6, C9	multilayer ceramic chip capacitor	12 pF	[1]
C4, C8, C10	multilayer ceramic chip capacitor	10 μF; 50 V	TDK C5750X7R1H106M or equivalent
C5	multilayer ceramic chip capacitor	1.5 μF; 50 V	TDK C3225X7R1H155M or equivalent
C7	tantalum capacitor	10 μF; 50 V	Kemet T491 series or equivalent
C12	multilayer ceramic chip capacitor	12 pF	[1]
C13	electrolytic capacitor	220 μF; 50 V	
R1	Philips chip resistor	5.6 Ω; 1206	

^[1] American Technical Ceramics type 100B or capacitor of same quality.

Package outline

Flanged LDMOST ceramic package; 2 mounting holes; 2 leads

SOT502A



OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT502A						99-12-28 03-01-10

0.035 | 0.745 | 0.170 | 0.123

0.067

1.100

1.335

0.01

0.02

Fig 11. Package outline SOT502A

inches

0.006

0.003

0.772 0.774

0.366 0.364



Power LDMOS transistor

10. Abbreviations

Table 9. Abbreviations

_		
Acronym	Description	
CDMA	Code Division Multiple Access	
CW	Continuous Wave	
EDGE	Enhanced Data rates for GSM Evolution	
EVM	Error Vector Magnitude	
GSM	Global System for Mobile communications	
LDMOS	Laterally Diffused Metal Oxide Semiconductor	
LDMOST	Laterally Diffused Metal-Oxide Semiconductor Transistor	
RF	Radio Frequency	
RMS	Root Mean Square	
VSWR	Voltage Standing Wave Ratio	
W-CDMA	Wideband Code Division Multiple Access	

11. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF6G20-75_1	20080306	Preliminary data sheet	-	-

12. Legal information

12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

12.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

13. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

Power LDMOS transistor

14. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications 2
2	Pinning information
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 2
6	Characteristics 3
7	Application information 3
7.1	Ruggedness in class-AB operation 3
7.2	One-tone CW 4
7.3	Two-tone CW 4
7.4	GSM-EDGE 5
8	Test information 6
9	Package outline 8
10	Abbreviations9
11	Revision history 9
12	Legal information
12.1	Data sheet status
12.2	Definitions
12.3	Disclaimers
12.4	Trademarks10
13	Contact information 10
14	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

